

# HD-6102

# MEMORY EXTENSION/DMA/INTERVAL TIMER/CONTROLLER

iniarmation (MEDIC)

#### Features

- HM-6100 COMPATIBLE
- LOW POWER TYP, < 5.0 µW STANDBY</li>
- SINGLE SUPPLY 4 11 VOLTS
- FULL TEMPERATURE RANGE -55°C TO +125°C
- STATIC OPERATION
- SINGLE PHASE CLOCK, ON CHIP CRYSTAL OSC.
- SOFTWARE COMPATIBLE WITH PDP-8/E
- PROVIDES ADDRESSING UP TO 32 WORDS
- PROVIDES SIMULTANEOUS DMA
- DMA CHANNEL CAN BE USED FOR DYNAMIC RAM
- 12-BIT PROGRAMMABLE INTERVAL TIMER
- HARDWARE RESET
- PRIORITY VECTORED INTERRUPTS
- 28 DIFFERENT I/O INSTRUCTIONS


### Description

The HD-6102 is a multi-function peripheral controller circuit incorporating such functions as memory extension, direct memory access control, and a programmable real time clock.


The HD-6102 provides the necessary control to address up to 32K words of memory, and its DMA channel can be used with Dynamic RAM Components for "transparent refresh". The programmable real time clock is 12-bits long, and its output frequency can be programmed for 5 decades.

It features a high degree of system integration, putting into one chip all the functions which are normally available in three or more LSI circuits. As a result of this large integration, the user can design and produce a compact microcomputer with minicomputer performance.

#### Pinout



# Functional Diagram



# Specifications HD-6102A

# ABSOLUTE MAXIMUM RATINGS

D.C.

A.C.

Supply Voltage
Input or Output Voltage Applied
Storage Temperature Range
Operating Temperature Range
Industrial HD-6102A-9
Military HD-6102A-2

+12.0V GND -0.3V to VCC +0.3V -65°C to +150°C

> -40°C to +85°C -55°C to +125°C

# ELECTRICAL CHARACTERISTICS VCC = 10.0 ±0.5 Volts TA = Industrial or Military

SYMBOL	PARAMETER	MINIMUM	TYPICAL	MAXIMUM	UNITS	TEST CONDITIONS
VIH	Logical "1" Input Voltage	70% ∨CC			V	
VIHC	Logical "1" Osc. Input Voltage	VCC - 5			V	1
VIL	Logical "0" Input Voltage			20% VCC	V	i
VILC	Logical "0" Osc. Input Voltage		'	GND + 5	V	
HL	Input Leakage (1)	1 0		1.0	μΑ	0 ∨ € ∨ IN € ∨ CC
VOH	Logical "1" Output Voltage(2)	VCC -2.0			V	IOH = -0.2mA
VOL	Logical "0" Output Voltage(3)		1	0.45	V	IOL = 2.0mA
10	Output Leakage	-10		10	μΑ	0 ∨ <b>&lt;</b> ∨ 0 <b>&lt;</b> ∨ CC
1001	Supply Current (Static)		1	900	μΑ	VIN - VCC, Freq. C
ICC2	Supply Current (Operating)			4.0	mA	VCC = 10.0V
	(HD-6102A-9)		1		Ì	Freq 5.7MHz
ICC2	Supply Current (Operating)			4.0	mA	VCC = 10.0V
.002	(HD-6102A-2)					Freq 5.0MHz
CI	Input Capacitance (4)		7	8	pF	
co.	Output Capacitance (4)		8	10	pF	
C10	Input Output Capacitance(4)		8	10	ρF	
COSC	Oscillator IN/OUT Capacitance (4)		30	ł	ρF	i

NOTES (1) Except pins 15, 29, 31, (2) Except pins 31, 32, 33, 34, (3) Except pin 31 (4) Guaranteed and sampled, but not 100% tested.

INDUSTRIAL

MILITARY

TA = 25°C

	242445752		25°C = 10V  }	VCC = 1	TRIAL 0 ±0.5V .7MHz	MILI1 VCC = 1 Fc = 5	±0.5∨		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	TEST CONDITIONS
tLXIN	LXMAR Pulse Width IN			125		135		ns	CL - 50pF
tAIS	Address Set-Up Time IN	]	-	50		60		ns	See Timing
tAIH	Address Hold Time IN		İ	50		60	1	ns	Diagram
tDA	Delay DEVSEL to DX				240		260	ns	1
tDC	Delay: DEVSEL to C1, C2				240		260	ns	į į
tDI	Delay: DEVSEL to SKP/INT				240		260	ns	
tDIS	Data Input Set-Up Time		,	50		60	1	ns	
tDIH	Data Input Hold Time			50		60	1	ns	
tRST	RESET Input Pulse Width	ŀ		250	ł	250		ns	
tSID	Delay SKP/INTX to SKP INT	1			100		120	กร	ł
IDMLX	Delay XTC to XTC*, MEMSEL to		i			1			
	MEMSEL* LXMAR to LXMAR*		1		100		120	ns	
tDEM.	Enable/Disable Time	i			ļ				
	DMAGNT to EMA Lines	1		1	50		60	ns	
tMDR	MEMSEL Pulse Width BEAD		i	300		375		ns	
tMDW	MEMSEL* Pulse Width WRITE			380	ļ	475		ns	
MDWR	MEMSEL* Pulse Width			1 .					1
(IVID VVII	WRITE/REFRESH			240	}	275		ns	1 1
tLD	I XMAR* Pulse Width	1	İ	150		175		ns	
tDRAT	OMA READ Access Time					1		i	1
IUNAI	LXMAR to UP			300		375		ns	
tDXAS	DX & EMA Address Setup	Ì	1			1	1		
IDAAS	Time Wrt LXMAR*			150		70		ns	1 1
tDXAH	DX & EMA Address Hold				1	1	1		1
IDXAG	Time Wrt LXMAR*		i	55		70		ns	1
IDREN	DMA READ Enable Time	İ							
IDHEN	MEMSEL* to UP		1	210		275		ns	
0.110	UP Pulse Width DMA READ	ì	1	150		175		ns	
tRUP	DMA WRITE Access Time:			, , , ,	1				
tDWAT	LXMAR* to MEMSEL*		1	300		375		ns	
DIMEN	DMA WRITE Enable Time	1	i	300		1			
IDWEN	UP to MEMSEL*	İ		210		275		ns	
tMWS	MEMSEL* Setup Time DMA						1		
	Write MEMSEL to LXMAR			50	1	50		ns	
tDMS	DMAEN Setup Time Write	1	t	50	1	50	1	ns	
tDMH	DMAEN Hold Time Write			50		50	1	ns	
tWUP	UP Pulse Width OMA WRITE			300		375	1	ns	1 '

NOTE 1: All devices guaranteed at worst case limits. Room temperature, 10V data provided for information – not guaranteed

# Specifications HD-6102

#### ABSOLUTE MAXIMUM RATINGS

D.C.

A.C.

tDMH rWUP DMAEN Hold Time Write

UP Pulse Width DMA WRITE

Supply Voltage Input or Output Voltage Applied Storage Temperature Range Operating Temperature Range Industrial HD-6102-9 Military HD-6102-2

+8.0V GND -0.3V to VCC +0.3V -65°C to +150°C

> -40°C to +85°C -55°C to +125°C

# ELECTRICAL CHARACTERISTICS VCC = 5.0 ±10% Volts TA = Industrial or Military

SYMBOL	PARAMETER	MINIMUM	TYPICAL	MAXIMUM	UNITS	TEST CONDITIONS
VIH	Logical "1" Input Voltage	70% VCC			V	
VIHC	Logical "1" Osc. Input Voltage	VCC5	İ		V	
VIL	Logical "0" Input Voltage			20% VCC	V	
VILC	Logical "0" Osc. Input Voltage			GND + 5	V	
HE	Input Leakage [1]	-10		10	μA	OV  VIN  VCC
VOH	Logical "1" Output Voltage(2)	2 4			v	IOH = -0.2mA
VOL	Logical "0" Output Voltage(3)			0.45	· ·	IOL = 2.0mA
10	Output Leakage	-10		1.0	μА	0∨ € ∨0 € ∨CC
ICC1	Supply Current (Static)			800	μA	VIN = VCC, Freq. = 0
ICC2	Supply Current (Operating) (HD-6102-9)			2.0	mA	VCC ± 5.0V Freq 3.33MHz
ICC2	Supply Current (Operating) (HD-6102-2)			2 0	mA	VCC - 5.0V Freq. = 2.5MHz
CI	Input Capacitance(4)		7	8	ρF	
CO	Output Capacitance(4)		8	10	ρF	
CIO	Input: Output Capacitance(4)		8	10	pF	
COSC	Oscillator IN OUT Capacitance(4)		30		ρF	

NOTES (1) Except pins 15, 29, 31 (2) Except pins 31, 32, 33, 34 (3) Except pin 31, (4) Guaranteed and sampled, but not 100% tested.

TA = 25°C

VCC=5.0V

(1)

TA =

INDUSTRIAL

TA ≃

MILITARY

VCC=5V ±10% VCC=5V ±10% Fc = 3.33MHz Fc = 2.5MHz

SYMBOL	PARAMETER	MIN	MAX	Min	MAX	MIN	MAX	UNITS	TEST CONDITIONS	
tLXIN	LXMAR Pulse Width IN		Ī	250		300		ns	CL = 50pF	
tAIS	Address Set-Up Time IN			70		80	ŀ	ns	See Timing	
tAIH	Address Hold Time IN			100		120		ns	Diagram	
tDA	Delay. DEVSEL to DX				350		400	ns	1	
tDC	Delay: DEVSEL to C1, C2	1			350	i	400	ns	i l	
tDI	Delay: DEVSEL to SKP/INT				350	-	400	ns	1	
tDIS	Data Input Set-Up Time			100		100	ļ	ns	1	
tDIH	Data Input Hold Time			100		100		ns		
tRST	RESET Input Pulse Width			500	i	500		ns		
tSID	Delay: SKP/INTX to SKP/INT	1		1	120		130	ns		
tDMLX	Delay: XTC to XTC*, MEMSEL to						1		! 1 '	
	MEMSEL*, LXMAR to LXMAR*		1		120		130	ns		
tDEM	Enable/Disable Time:	1							i l	
	DMAGNT to EMA Lines			1	80		100	ns		
tMDR	MEMSEL* Pulse Width READ			550		750	1	ns		
†MDW	MEMSEL* Pulse Width WRITE		}	700		950		ns		
tMDWR	MEMSEL* Pulse Width						1		)	
	WRITE/REFRESH		-	400	į	550		ns	1	
tLD	LXMAR * Pulse Width			260	i	350		ns	1	
tDRAT	DMA READ Access Time:		i			ł		1		
	LXMAR to UP	1		85		750		ns		
tDXAS	DX & EMA Address Setup	ł			1		1	i	}	
	Time Wrt LXMAR*			125	1	120	1	ns		
tDXAH	DX & EMA Address Hold						1	1		
	Time Wrt LXMAR*			125		175	!	лş		
tDREN	DMA READ Enable Time:	1			1			1		
	MEMSEL* to UP			400		550	1	ns	1 1	
tRUP	UP Pulse Width DMA READ	1		260	1	350		ns	1 !	
tDWAT	DMA WRITE Access Time:				1				1	
	LXMAR* to MEMSEL*	1	İ	550		750	1	ns		
IDWEN	DMA WRITE Enable Time:	1							1	
	UP to MEMSEL*	j		400		550		ns		
tMWS	MEMSEL* Setup Time DMA	İ		1				1		
	Write MEMSEL to LXMAR			100	1	100		ns		
tDMS	DMAEN Setup Time Write			100	1	100		ns		
				1		1 400				

NOTE 1: All devices guaranteed at worst case limits. Room temperature, 5V data provided for information — not guaranteed.

100

550

100

750

nş

ns

# Specifications HD-6102C-9

# ABSOLUTE MAXIMUM RATINGS

D.C.

A.C.

Supply Voltage
Input or Output Voltage Applied
Storage Temperature Range
Operating Temperature Range
Industrial HD-6102C-9

+8.0V GND -0.3V to VCC +0.3V -65°C to +150°C

-40°C to +85°C

# ELECTRICAL CHARACTERISTICS VCC = 5.0 ±5% Volts TA = Industrial

SYMBOL	PARAMETER	MINIMUM	TYPICAL	MAXIMUM	UNITS	TEST CONDITIONS
VIH	Logical "1" Input Voltage	70% VCC			V	
VIHC	Logical "1" Osc. Input Voltage	VCC - 5			V	
VIL.	Logical "O" Input Voltage		İ	8	V	
VILC	Logical "0" Osc Input Voltage			GND + 5	V	
111	Input Leakage (1)	-10		·10	μΑ	OV   VIN   VCC
VOH	Logical "1" Output Voltage(2)	2.4			v	IOH -0.2mA
VOL	Logical "0" Output Voltage(3)			0 45	V	IQL - 1.6mA
10	Output Leakage	10		-10	μА	0 ∨ <b>&lt;</b> ∨ 0 <b>&lt;</b> ∨ C C
FCC1	Supply Current (Static)			900	μΑ	VIN - VCC Freq. = 0
LCC2	Supply Current (Operating)			18	mA	VCC 5.0V
			İ			Freq 2.5MHz
CI	1 Input Capacitance (4)		7	8	pF	
CO	Output Capacitance (4)		8	10	ρF	
CIO	Input Output Capacitance(4)		8	10	ρF	
COSC	Oscillator IN OUT Capacitance(4)		30		ρF	1

NOTES: (1) Except pins 15, 29, 31 (2) Except pins 31, 32, 33, 34 (3) Except pin 31 (4) Guaranteed and sampled, but not 100% tested.

TA = 25°C

TA = INDUSTRIAL

		VCC≖5.0V (1)			5V ±5% 2.5MHz				
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	TEST CONDITION		
(LXIN	LXMAR Pulse Width IN			300		ns	CL = 50pF		
:AIS	Address Set-Up Time IN			80	ļ	ns	See Timing		
IAIH	Address Hold Time IN			120		ns	Diagram		
tDA	Delay DEVSEL to DX				400	ns	1		
tDC	Delay DEVSEL to C1, C2				400	ns			
:D1	Delay DEVSEL to SKP/INT				400	ns			
tDIS	Data Input Set-Up Time			100		ns			
tDIH	Data Input Hold Time			100		ns			
tRST	RESET Input Pulse Width			500		กร			
tSID	Delay SKP/INTX to SKP/INT				150	ns			
tDMLX	Delay XTC to XTC*, MEMSEL to								
	MEMSEL* LXMAR to LXMAR*				150	ns			
:DEM	Enable/Disable Time.				1		l i		
	DMAGNT to EMA Lines			i	100	ns	1		
tMDR	MEMSEL* Pulse Width READ			750		ns	1		
tMDW	MEMSEL* Pulse Width WRITE			950		ns			
MDWR	MEMSEL* Pulse Width								
	WRITE/REFRESH		ļ	550		กร			
t L D	LXMAR * Pulse Width		ì	350		ns			
IDRAT	DMA READ Access Time		1		ļ		1		
	LXMAR to UP			750	!	ns			
IDXAS	DX & EMA Address Setup			i					
	Time Wrt LXMAR*			120		ns			
tDXAH	DX & EMA Address Hold			1					
	Time Wrt LXMAR*		ļ	175		ns			
:DREN	DMA READ Enable Time		i						
	MEMSEL* to UP			550	Ĺ	ns			
tRUP	UP Pulse Width DMA READ	i I		350	1	ns			
t DWA T	DMA WRITE Access Time.								
	LXMAR to MEMSEL *			750	1	ns			
IDWEN	DMA WRITE Enable Time				Į.				
	UP to MEMSEL.			550	İ	ns			
tMWS	MEMSEL* Setup Time DMA		-						
	Write MEMSEL to LXMAR		1	100	1	ns			
IDMS	DMAEN Setup Time Write			100		ns			
HMG1	DMAEN Hold Time Write	ļ		100	ł	ns			
tWUP	UP Pulse Width DMA WRITE	i		750	<u> </u>	ns	<u>'</u>		

NOTE 1. All devices guaranteed at worst case limits. Room temperature, 5V data provided for information – not guaranteed.

# Timing Diagrams




FIGURE 1-1 - DMA Read




FIGURE 1-2 - DMA Read/Refresh




FIGURE 1-3 - DMA Write




FIGURE 1-4 - DMA Write/Refresh

# HD-6102 System Timing

The three-state bi-directional 12-bit DX bus is used to transfer data and control information between the HD-6102 and the HM-6100 microprocessor. The HM-6100 transmits the device address and control information on the DX bus during the 'execute' phase of an Input-Output Transfer (IOT) instruction. The HD-6102 accepts this information on the falling edge of the LXMAR (Address Latch Enable) Signal.

The device selection bits (3-8) are compared within the HD-6102 and if these are 00, 13, or 2X, the MEDIC decodes the control bits (9-11) for execution. DEVSEL goes low, during the first half of an IOT execute machine cycle for a read operation and it goes low again in the second half for a write operation.

The HD-6102 responds to a 'read' instruction by putting data on the DX bus when DEVSEL is low. During the write operation, the MEDIC accepts data from the HM-6100 Accumulator on the rising edge of the DEVSEL.

SKP/INT line goes low during the 'read' DEVSEL if the HD-6102 is responding to a 'skip' instruction, and the 'skip' condition is met, therefore causing the HM-6100 to skip the next sequential instruction.

SKP/INT line reflects the interrupt request status of the HM-6100 at all times except during the 'read' DEVSEL. The SKP/INT line goes low if an active interrupt request is pending. During read DEVSEL mode, the SKP/INT indicates the current skip condition.




FIGURE 2 - HD-6102 System Timing Diagram

#### Architecture

The HD-6102 is composed of three distinct functions:

- (A) A DMA port that uses the bus during the second half of a cycle to read, write, or refresh memory. The DMA port logic includes a word count register WC, a current address register CA, an extended current address register ECA, and a DMA status register.
- (B) An extended memory address controller that augments the 12-bit addresses generated by the HM-6100 microprocessor by supplying a 3-bit address field
- that may be decoded to select one of eight 4096 word memory fields. The memory extension controller logic consists of an instruction field register IF, a data field register DF, an instruction buffer register IB, and a save field register SF.
- (C) A realtime clock whose mode and time base rate may be programmed by the user. The clock logic includes a clock enable register CE, a clock buffer register CB, a clock counter register CC, and a time base multiplexer.

#### A. Simultaneous DMA Channel

The SDMA registers are summarized as follows:

#### CURRENT ADDRESS (CA) REGISTER

This register is a 12-bit presettable binary counter. At the beginning of a SDMA transfer, the current address must be set to the first location to be accessed. The content of the CA register is incremented by 1 after a SDMA transfer, and the incremented value is used as the address of the memory location with which the next transfer will be performed.

#### EXTENDED CURRENT ADDRESS (ECA) REGISTER

This is a 3-bit presettable binary counter and if the carry enable bit of the DMA status register is set, the 12-bit CA register and the 3 ECA bits are treated as one 15-bit register with the ECA bits most significant. If memory field 7 (all 3 bits at logic one) is selected, the ECA cannot increment, but will wrap around infield 7 and an F7 error (F7E) will occur. The Interrupt Enable bit IE in SR11 must be set to enable F7E interrupts. If enabled, the F7E will request an interrupt. If the carry enable bit CE

in SR9 is not set, the ECA is not incremented when CA goes from 77778 to 00008.

#### WORD COUNT (WC) REGISTER

A 12-bit presettable binary counter is used as a word counter. At the beginning of a SDMA transfer, the two's complement of the number of 12-bit words to be transferred must be loaded into the WC. If enabled, this will initiate the SDMA operation. The WC register is incremented by 1 after a SDMA transfer. If this value becomes zero, word count overflow has occurred and if the IE bit in SR11 is set, interrupts are enabled and an interrupt is requested. Unless instructed to be in the continuous run mode, a WC overflow inhibits further transfers. The WOF is set when the MSB of the WC register makes a "1" to "0" transition.

#### DMA STATUS REGISTER

This register consists of 5 control bits and 2 flag bits for the SDMA feature. For a description, refer to the register bit assignments.




FIGURE 3 - MEDIC Timing for DCA I




FIGURE 4 - SDMA Registers

TABLE 1 - SDMA Instructions

MNEMONIC	OCTAL CODE	OPERATION
LCAR	62058	LOAD CURRENT ADDRESS REGISTER (CA), Description: The contents of the AC replace the contents of the CA and the AC is cleared. DMA sequencing is stopped.
RCAR	62158	READ CURRENT ADDRESS REGISTER. Description: Contents of CA transferred to AC.
LWCR	62258	LOAD WORD COUNT REGISTER (WC), Description: Contents of AC is cleared WORD COUNT OVERFLOW (WOF) is cleared and DMA operation started.
LEAR	62N68	LOAD IMMEDIATE TO EXTENDED CURRENT ADDRESS REGISTER (ECA). Description: Field N of the IOT instruction is transferred to the Extended current address register.
REAR	62358	READ EXTENDED CA. Description: Extended Current Address register contents OR'd into bits 6, 7, 8, of AC.
LSFR	62458	LOAD DMA FLAGS and STATUS REGISTER. Description: AC bits 7-11 are transferred to the DMA STATUS REGISTER and the AC is cleared.
RFSR	62558	READ DMA FLAGS and STATUS REGISTER. Description: DMA Flags and Status Register bits are OR transferred into AC bits 5-11 and Field 7 wraparound error (F7E) is cleared.
SKOF	62658	SKIP ON OVERFLOW INTERRUPT. Description: The PC is incremented by 1 if a Word Count register overflow interrupt condition is present causing next instruction to be skipped.
WVWR	62758	WRITE VECTOR REGISTER. Description: AC bits 0~10 are transferred to the Vector Register and the AC is cleared.
CAF	60078	CLEAR ALL FLAGS. Description: Clears F7E and WOF (and also COF), clock enable and clock buffer. The DMA process is initiated if the Status Register is not set to the "stop" mode.

# TABLE 2 — DMA Flags and Status Register Bit Assignments

0	1	2	3	4	5	6	7	8	9	10	11
			٠		F7E	WOF	SR7	SR8	CE	₹/w	ŀΕ

where \* - don't care for write and zero for read.

F7E Field 7 wrap around carry error; Cleared by CAF, RFSR and RESET.

WOF Logic one indicates word counter overflow; clear by CAF, LWCR and RESET.

CE Carry enable from CA (0-11) to ECA; cleared by RESET.

R/W Logic one indicates DMA write (Port to Memory transfer). Cleared (DMA Read) by RESET.

SR7, 8 00 Refresh mode; WC is frozen no UP, DMAEN is don't care.

01 Normal mode; DMAEN (H) freezes WC, CA and no UP if WC has not over-flowed; Stop if WC overflows.

Burst mode; DMAEN (H) freezes WC, CA and no UP if WC has not overflowed; refresh condition if WC overflows.

11 Stops DMA.

#### **OPERATION**

The HD-6102 SDMA channel augments the throughput of the HM-6100 during DMA operations by transferring data between memory and peripheral devices simultaneously with normal processor bus usage. In other words, no memory cycles are "stolen" from the processor; but the DMA address and data are transferred on the bus during periods that the DX bus is inactive.

#### DMA MODES

#### SR7 = SR8 = 0 REFRESH MODE

This is the mode to which the 6102 reverts on RESET. The word count register clock input is disabled, the user pulse (DMA data strobe) is suppressed and the DMAEN input is ignored. However, provided valid DMA transfer conditions are met in a particular memory cycle, the DMA sequencer will be started, appropriate timing signals will be generated and the current address register will be clocked. Thus DMA read accesses will be performed continually with an essentially free-running current address register. Read accessess will refresh dynamic memory. No WOF is possible but an F7E is possible if bit SR9 is set, enabling a carry from the current address register to the extended current address register.

#### SR7 = 0; SR8F = 1 NORMAL MODE

This mode is used for normal SDMA operations with

static memory. The following instruction sequence can be used:

CLA /Clear AC

TAD CA /Get starting address

LCAR /Load into current address register and clear

TAD SR /Get value for DMA status register

LFSR /Change status (from refresh to normal for

example)

TAD WC /Get two's complement of block length LWCR /Load word count register and start DMA

transfers

Note that LWCR will start the sequencer so it should be the last instruction in the initialization sequence. The ECA register and vector register could also have been initialized in this sequence.

The SDMA sequencer samples DMAEN on the rising edge of every XTA and latches the condition of the enable line. If DMAEN is low, the sequencer is enabled, external timing signals XTC\*, MEMSEL\*, UP, LXMAR\* are generated, the WC and CA registers are clocked. If DMAEN is high, at XTA (†) time, the signal is sampled and latched and if the WC has not overflowed, the WC and CA registers are frozen, UP is suppressed. If the WOF condition comes up, the SDMA operation stops, regardless of DMAEN level.

The DMAEN and UP signals provide a simple interlocked handshaking method for transferring data one or more characters at a time (entire blocks) concurrently with processor operations on the bus. Of course, at all times, independent of DMAEN, the SDMA sequencer can proceed only if other bus usage conditions for DMA operations are met (not IOTA, IAUTOI, DCA, JMS, IJMS, ISZ, DMAGNT, or access of location X00008).

NOTE: IAUTOI is an indirect cycle of any autoindexed instruction; IJMS is indirect cycle of JMS. An autoindexed JMP instruction may not be executed when the DMA mode is active.

# SR7 = 1; SR8 = 1 BURST MODE

This mode is the same as the normal mode except when the word count register overflows. When this happens, the SDMA sequencer will set the WOF flag and revert to the refresh mode (ignoring DMAEN, freezing WC and suppressing UP). This mode is used when SDMA operations and dynamic memory refresh must be concurrently performed. The system designer must control the block lengths to be transferred, the refresh interval, and memory system design according to the application and performance desired.

#### SR7 = 1; SR8 = 1 STOP MODE

In this mode, no SDMA operations will take place. Naturally, cycle stealing DMA is still possible, and indeed may be used in any of the modes but the designer must be aware that cycle stealing may adversely affect dynamic memory refresh intervals. LWCR and LFSR may be executed in either order to change mode and start DMA.

# B. Extended Memory Address Control

The EMA function of the HD-6102 is program compatible with the DEC PDP-8/E KM8-E Memory Extension option. The purpose of the EMA function is to extend the effective addressing space of the system from 4K to 32K words. To perform this function, the EXTENDED MEMORY CONTROLLER maintains a 3-bit extended address which is decoded by the memory modules to select 1 of 8 memory fields each containing 4096 words of storage. These 4K fields start with FIELD 0 and progress to FIELD 7 when 32K of memory is used. All software communication with the controller is via programmed IOT instructions.

The figure below shows two 3-bit field registers: the Instruction Field, which acts as an extension to the Instruction and directly obtained operand addresses and the Data Field, which augments indirectly obtained operand addresses. The program can, therefore, use one field for instructions and address pointers and another field for data. The selection between Instruction and Data Fields is signalled by the DATAF signal generated by the HM-6100. A discussion of the various registers follows.




FIGURE 5 - EMA Registers

#### INSTRUCTION FIELD REGISTER (IF)

The IF is a 3-bit register that serves as an extension of the Program Counter (PC). The IF, however, is not incremented when the PC goes from 77778 to 00008. The contents of the IF determine the field from which all instructions are taken. Operands for all directly addressed memory reference instructions also come from the Instruction Field. The indirect pointer for all indirectly addressed memory reference instructions reside in the Instruction Field. The IF is cleared to 08 and the HM-6100 Program Counter is set to 77778 by RESET.

#### DATA FIELD REGISTER (DF)

The DF is a 3-bit register which determines the memory field from which operands are fetched in indirectly addressed AND, TAD, ISZ, or DCA instructions. However, the

branch address for indirectly addressed JMS or JMP instructions is obtained from the Instruction Field. The Data Field register may be modified under program control. The DF is set to 08, on reset.

#### INSTRUCTION BUFFER REGISTER (IB)

The IB is a 3-bit register which serves as an input buffer for the Instruction Field (IF) register. All programmed modifications of the IF register are made through the IB register. The transfer from IB to IF takes place at the beginning of the execute phase of the "next" JMP or JMS instruction or immediately upon execution of an LIF instruction. Using this feature, a program segment can execute an instruction to modify the IF and "exit" the program segment before the actual modification of the IF takes place. If instructions could change the IF directly. it would be impossible to execute the "next" sequential instruction, followed by a Change IF instruction. The IB to IF transfer is inhibited if the JMP/JMS instruction is fetched from control panel memory, which is restricted to 4K, but the LIF instruction is used here to provide the ability to load the IF register from the IB register. This allows the control panel routines to be executed transparently while the IB and IF differ and also yields a method for the panel to extract or alter the status of the primary EMA registers. The 1B is set to 0g, on reset. The IB to IF transfer takes place during the second cycle of a JMP/JMS instruction when XTC makes a falling (+) transition.

#### SAVE FIELD REGISTER (SF)

The SF is a 6-bit register in which the IB and DF registers are saved during an Interrupt Grant. When an Interrupt occurs, the contents of IB and DF are automatically stored in SF (0-2) and SF (3-5), respectively, and the IF, IB and DF registers are cleared. The INTGNT (Interrupt Grant) cycle stores the "current" Program Counter (PC) in location 00008 of Memory Field 08 and the CPU resumes operation in location 00018 of Memory Field 08. The Instruction Field and Data Field of the program segment being executed by the CPU before the interrupt was acknowledged are available in the SF register.

#### INTERRUPT INHIBIT FLIP-FLOP

The INTREQ (Interrupt Request) line to the HM-6100 must be "gated" by the Interrupt Inhibit Flip-Flop so that, when the Instruction Field is changed under program control, all interrupts are disabled until a JMP, JMS or LIF instruction is executed. Since the actual modification of the Instruction Field takes place only after the "next" JMP/JMS/LIF, this inhibition of the INTREQ's ensures that the program sequence resumes operation in the "new" memory field before an Interrupt Request is granted.

Since Interrupt Requests are asynchronous in nature, a situation may arise in which an INTREQ is generated when the IF and IB bits are different. The Interrupt Inhibit FF guarantees the structural integrity of the program segment. The IF is cleared on reset.

# TABLE 3 - EMA Instructions

MNEMONIC	OCTAL CODE		OPERATION
GTF	60048	GET FLAGS	
		Operation:	AC (0) — LINK AC (2) — INTREQ Line AC (3) — INT INHIBIT FF AC (4) — INT ENABLE FF AC (6-11) — SF (0-5)
		Description:	LINK, INTREQ and INT ENABLE FF are internal to the CPU. The INT INHIBIT FF and SF are in the MEDIC.
RTF	60058	RETURN FLA	GS
		Operation:	LINK ← AC (0) IB ← AC (6-8) DF ← AC (9-11)
		Description:	LINK is restored. All AC bits are available externally during T6 of IOTA to restore other flag bits. The internal Interrupt System is enabled. However, the Interrupt Inhibit FF is set until the "next" JMS/JMP/LIF. The IB is transferred to IF after the "next" JMS/JMP/LIF.
CDF	62N18	CHANGE DAT	ΓA FIELD
		Operation:	DF <del>←</del> N8
		Description:	Change DF register to N (08-78).
CIF	62N28	CHANGE INS	TRUCTION FIELD
		Operation:	IB <del></del> N8
		Description:	Change IB to N (08-78). Transfer IB to IF after the "next" JMP/JMS/LIF. The Interrupt Inhibit FF is set until the "next" JMP/JMS/LIF.
CDF, CIF	62N38	CHANGE DF,	IF
		Operation:	DF N8 IB N8
		Description:	Combination of CDF and CIF.
RDF	62148	READ DATA	FIELD
		Operation:	AC (6-8) + DF
		Description:	OR's the contents of DF into bits 6–8 of the AC. All other bits are unaffected.
RIF	62248	READ INSTR	UCTION FIELD
		Operation:	AC (6-8) + AC (6-8) + IF
		Description:	OR's the contents of IF into bits 6–8 of the AC. All other bits of the AC are unaffected.
RIB	62348	READ INTER READ SAVE	RUPT BUFFER FIELD
		Operation:	AC (6-22) -AC (6-11) + SF
		Description:	OR's the contents of SF into bits 6-11 of the AC. All other bits are unaffected.
RMF	62448	RESTORE ME	MORY FIELD
		Operation:	18 SF (0-2) DF SF (3-5)
		Description:	The SF register saves the contents of the IB and DF when an interrupt occurs. This command is used to restore IB and DF when "exiting" from the interrupt service routing in another field.
			Transfer IB to IF after the next JMP/JMS/LIF. The Interrupt Inhibit Flip-Flop is set until the next JMP/JMS/LIF.
LIF	62548	LOAD INSTR	UCTION FIELD
		Operation:	IF <del></del> 18
		Description:	Transfer IB to IF and clear the Interrupt Inhibit FF.

<sup>+ &</sup>quot;OR"

<sup>∧ &</sup>quot;AND"

<sup>→ &</sup>quot;IS REPLACED BY"

#### OPERAND FETCHING

Instructions are accessed from the currently assigned Instruction Field. For indirect AND, TAD, ISZ or DCA instructions, the operand address refers first to the Instruction Field to obtain an Effective Address which in turn refers to a location in the currently addressed Data Field. All instructions and operands are obtained from the field designated by the IF, except for indirectly addressed operands, which are specified by the DF. Thus, DF is active only in the Execute phase of an AND, TAD, ISZ or DCA when it is directly preceded by an Indirect phase.

ADDRESS MODE	IF	DF	AND, TAD, ISZ or DCA
Direct	m	n	Operand in field m.
Indirect	m	n	Absolute address of operand in field m; operand in field n.

Each field of extended memory contains eight auto-index registers in addresses 10 through 17. For example, assume that a program in field 2 is running (IF = 2) and using operands in field 1 (DF = 1) when the instruction TAD I 10 is fetched. The indirect autoindex cycle is entered, and the contents of location 10 in field 2 are read, incremented, and rewritten. If address 10 in field 2 originally contained 0546, it now contains 0547. In the execute cycle, the operand is fetched from location 0547 of field 1.

Program control is transferred between memory fields by the CIF instruction. The instruction does not change the instruction field directly, as this would make it impossible to execute the next sequential instruction; instead, it loads the new instruction field in the IB for automatic transfer into the IF when either a JMP or JMS instruction is executed. The DF is unaffected by the JMP and JMS instructions.

The 12-bit program counter is set in the normal manner and, because the IF is an extension on the most significant end of the PC, the program sequence resumes in the new memory field following a JMP or JMS. Entry into a program interrupt is inhibited after the CIF instruction until a JMP or JMS is executed.

NOTE: The IF is not incremented if the PC goes from 77778 to 0000g. This feature protects the user from accidentally entering a nonexistent field.

To call a subroutine that is out of the current field, the data field register is set to indicate the field of the calling JMS, which establishes the location of the operands as well as the identity of the return field. The instruction field is set to the field of the starting address of the subroutine. The following sequence returns program control to the main program from a subroutine that is out of the current field.

/PROGRAM OPERATIONS IN MEMORY FIELD 2 /INSTRUCTION FIELD ≈ 2; DATA FIELD = 2 /CALL A SUBROUTINE IN MEMORY FIELD 1 /INDICATE CALLING FIELD LOCATION BY THE /CONTENTS OF THE DATA FIELD

JMS I SUBRP

/CHANGE TO INSTRUCTION /FIELD 1 = 6212 /SUBRP = ENTRY ADDRESS

	CDF 20	/RESTORE DATA FIELD						
SUBRP.	SUBR	/POINTER						
		FIELD 2 FIELD 1						
SUBA,	0 CLA RDF TAD RETURN DCA EXIT	/CALLED SUBROUTINE, /LOCATION IN FIELD 1 /RETURN ADDRESS /STORED HERE /READ DATA FIELD INTO AC /CONTENTS OF THE AC = /6202 + DATA FIELD BITS /STORE CIF N INSTRUCTION /NOW CHANGE DATA FIELD /IF DESIRED						
EXIT,	0 JMP I SUBR	/A CIF INSTRUCTION /RETURN TO CALLING /PROGRAM						
RETURN,	CIF	/USED TO FORM CIF N /INSTRUCTION						

When a program interrupt occurs, the current instruction and data field numbers are automatically stored in the 6-bit save field register, then the IF and DF are cleared. The 12-bit program counter is stored in location 0000g of field 0g and program control advances to location 0001g of field 0g. At the end of the program interrupt subroutine, the RMF instruction restores the IF and DF from the contents of the SF. Alternatively, the GTF and RTF instructions may be used to handle the Save Field and Link information. The following instruction sequence at the end of the program interrupt subroutine continues the interrupted program after the interrupt has been processed.

CLA
TAD AC /RESTORE AC
RMF /LOAD IB AND DF FROM SF
ION /TURN ON INTERRUPT
/SYSTEM
JMP I 0 /RESTORE PC WITH
/CONTENTS OF LOCATION
/00008 AND LOAD
/IF FROM IB

HM-6100 control panel memory programs, if used must be careful in the manner that EMA register data is manipulated. Control panel interrupt requests bypass the device interrupt enable flip flop, and indeed, are granted even by a halted CPU. The interrups from a control panel may occur at any time, and in particular when the IB and IF registers do not contain the same data. The EMA logic inhibits IB to IF transfers in control panel memory so that panel routines may execute transparently (in particular, JMP/JMS instructions). The panel routines may alter the IF by executing the LIF instructions.

Users should also note that the GTF and RIB instructions read the SF register, and only the RIF instruction reads the IF register. Note also that the SF saves the IB register rather than the IF during an interrupt. However, interrupts are inhibited until the IF and IB registers are the same.

The memory extension controller that we have discussed

in this section shows three important design considerations involved in extending memory addressing space. The first is the concept of having separate instructions and data fields for program flexibility. The second is the importance of double buffering the instruction field register

to maintain structural integrity of programs and the third is the provision for saving the current field status upon interrupts and disabling interrupts until a change of instruction field has been completely executed.

# C. Programmable Real Time Clock

The programmable real time clock offers the HM-6102 user a number of ways to accurately measure and count intervals in order to implement real time data acquisition and data processing systems. It is similar in functionality to the DEC PDP-8/E DK8-EP Programmable Real Time Clock option.

The crystal used should have the following characteristics:

RS  $\leq$  150 ohms CM = 3-30mpF (10-15F)

CO = 10-15pF

Static capacitance should be around 5pF; for the greatest stability, CO should be around 12pF and the oscillator is parallel resonant.

TABLE 4 - Clock Enable Register Bit Assignments

0	1	2	3	4	5	6	7	8	9	10	11
ENO	•	EN2	EN3	EN4	EN5	٠	EN7		•	•	

<sup>\*</sup>Don't care for write and zero for read.

Where ENO

When set to 1, enables clock overflow (COF flag) to cause an interrupt. Cleared by RESET, CAF.

EN2

When reset to a 0-counter runs at selected rate. Overflow occurs every 4096 (212) counts. COF flag remains set until cleared by either IOT 6135 (CLSA), or CAF, or RESET.

When set to a 1-counter runs at selected rate. If the COF flag is cleared, overflow causes clock buffer to be transferred to the clock counter which continues to run. COF flag remains set until cleared with IOT 6135 (CLSA). Also cleared by RESET, CAF.

EN3, 4, 5 Assuming a 2MHz crystal oscillator cleared by RESET, CAF.

EN3	EN4	EN5	Octal	Interval Between Pulses	Frequency
0	0	0	0	Stop	0
0	0	1	1	Stop	0
0	1	0	2	20msec	50Hz
0	1	1	3	2msec	500Hz
1	0	0	4	200 µsec	5kHz
1	0	1	5	20 µsec	50kHz
1	1	0	6	2µsec	500kHz
1	1	1	7	Stop	0

EN7 Inhibits clock prescaler when set to 1; cleared by RESET or CAF. EN3-5 and EN7 should not be changed simultaneously.

A discussion of the Real Time Clock registers as shown in Figure 6 follows:




FIGURE 6 - RTC Registers

#### CLOCK ENABLE REGISTER

This register controls the mode of counting, whether clock interrupts are allowed, and the rate of the time base of the clock. For a description, refer to the register bit assignment.

#### CLOCK BUFFER REGISTER (CB)

This 12-bit register stores data being transferred from the AC to the clock counter, or from the clock counter to the AC. It also permits presetting of the clock counter.

#### **CLOCK COUNTER REGISTER (CC)**

This register is a 12-bit binary counter that may load the clock buffer or be loaded from it. It is driven by a 2MHz crystal oscillator with the proper predivision set by the time base selection. When an overflow occurs and if bit 0 of the clock enable register is a logic one, an interrupt is requested. If bit 2 is also 1, overflow causes the clock buffer to be transferred automatically into the clock counter.

#### TIME BASE MULTIPLEXER

The multiplexer provides count pulses to the clock counter according to the rate set by the clock enable register. Use of other than a 2MHz crystal for the clock will result in proportionately different time bases.

#### **CLOCK OVERFLOW FLAG**

This flag is set by a clock counter overflow. It is cleared by CAF, CLSA and RESET. Its complement provides LSB (VR11) of interrupt vector. If ENO of clock enable counter is set, COF can cause an interrupt request. The COF is set when the MSB of the counter makes a "1" to "0" transition.

TABLE 5 - RTC Instructions

MNEMONIC	OCTAL CODE	OPERATION
CLZE	61308	CLEAR ENABLE REGISTER PER AC Description: Clears the bits in the clock enable register corresponding to those bits set in the AC. The AC is not changed.
CLSK	61318	SKIP ON CLOCK INTERRUPT  Description: Causes the program counter to be incremented by one if clock interrupt conditions exists, so that the next sequential instruction is skipped.
CLOE	61328	SET ENABLE REGISTER PER AC Description: Sets the bits in the clock enable register corresponding to those bits set in the AC. The AC is not changed.
CLAB	61338	TRANSFER AC TO CLOCK BUFFER  Description: Causes the contents of the AC to be transferred to the Clock  Buffer, then causes the contents of the Clock Buffer to be transferred to the  Clock Counter. The AC is not changed.
CLEN	61348	READ CLOCK ENABLE REGISTER Description: Causes contents of the Clock Enable Register to be transferred into the AC.
CLSA	61358	READ CLOCK STATUS  Description: Interrogates the clock overflow status flip flop by clearing AC, then transferring clock status into AC bit 0. COF is cleared.
CLBA	61368	READ CLOCK BUFFER Description: Clears the AC, then transfers the contents of the Clock Buffer into the AC.
CLCA	61378	READ CLOCK COUNTER  Description: Clears the AC, transfers the contents of the Clock Counter to the Clock Buffer, then transfers the contents of the Clock Buffer into the AC. If EN7 is set to 1 (clock prescaler is inhibited), the CLCA instruction increments the prescaler input by one. If the clock is in the "stop" mode but EN7 is not inhibited, the prescaler will not be clocked by the CLCA instruction.
CAF	60078	CLEAR ALL FLAGS Description: Clears COF flag (and also F7E, WOF flags), clock enable and clock buffer registers.

# System Considerations

The HD-6102 is the highest priority device in a priority interrupt scheme. It provides an active low signal on pin 40, POUT, to signal the next lower priority device in the chain (thus, a high level on POUT indicates that the 6102 is not requesting an interrupt) via its "priority-in", PRIN, input.

The HD-6102 when requesting an interrupt activates the SKP/INT line low on pin 35 and the POUT line low on pin 40 if its interrupt inhibit flip-flop is not set.

The IOT instructions used by the HD-6102 preclude the use of certain device addresses when the system uses HD-6101 PIEs. The addresses that may not be used are those given by bits 3 through 7 of the IOT instructions that are used with the HD-6102. These addresses are 00101, 01000, 01001, 01010, 01011 corresponding to IOT instructions 612X, 613X, 620X, 621X, 622X, 623X, 624X, 625X, 626X and 627X.

The HD-6102 does not generate DMAREQ signals to the 6100 because of its simultaneous use of the DX bus. It monitors the DMAGNT signal in order to place the EMAO, 1, 2 lines on pins 36, 37, 38 in a high impedance state while DMAGNT is high.

If the application requires other peripherals requiring direct

memory access on a cycle stealing basis, for example, bus contention problems will be resolved by the HD-6102 as it monitors the DMAGNT line and gets off the bus (by placing all lines in the high impedance state) when DMAGNT is active.

If interrupts are enabled and a request is pending, during the first INTGNT cycle, the HD-6102 will detect the referencing of location 0000g by the HM-6100 in order to save the PC and will suspend simultaneous DMA during that cycle. The logic will in fact suspend simultaneous DMA in any cycle that location 0000g is referenced, either in main memory or control panel memory.

This makes it possible to disable automatic interrupt vectoring by grounding the INTGNT line to the HD-6102. This will not affect the generation of INTREQ so the HM-6100 will have to poll peripheral devices (skip on flag instructions) to determine the interrupting source.

Grounding INTGNT is not possible in extended memory applications since the INTGNT signal is used to save the Instruction Buffer and Data Field Register and clear the IF, IB and DF registers. (All peripheral device interrupt service routines have their entry point at location 00018 of Memory Field 08.)

If no interrupt requests are pending in the 6102 (COF, F7E or WOF) from the DMA or RTC functions, the HD-6102 interrupt request flip-flop is clear and POUT, the priority out signal, is high, enabling interrupt requests downstream in the priority chain. In the event that interrupts are enabled (DMA status bit SR11 is set and/or clock enable bit EN0 is set) and an interrupting condition occurs (F7E, WOF, COF), the POUT signal goes low asynchronously disabling interrupt vectors downstream.

If the Interrupt Inhibit Flip-Flop is not set, the  $\overline{SKP}/\overline{INT}$  line is driven low by the interrupt request. If the IIFF is set, the  $\overline{SKP}/\overline{INT}$  line stays high until the IIFF is cleared (by RESET or an IB to IF transfer) at which time  $\overline{SKP}/\overline{INT}$  may be driven low. Skip requests will always propagate independently of IIFF during IOTA  $\wedge$  DEVSEL  $\wedge$  XTC.

Interrupt request from devices downstream of the HD-6102 must also be channeled via the HD-6102 in order that the IIFF may condition the request timing. The HD-6102 provides a built in pull-up on the  $\overline{SKP/INTX}$  line coming in from devices downstream in the priority chain. At 5V, the pull-up looks like a 10K resistor; at 10V. it looks like 5K.

The execution of any IOT instruction will reset INTGNT to a low level at the end of IOTA time. This IOT instruction will be the first instruction in the interrupt service routine after saving status. If hardware vectoring is being used, any IOT instruction when INTGNT is high will cause the HD-6102 to place a vector address on the bus if it requested an interrupt and pull the  $\overline{C1}$  and  $\overline{C2}$  lines low. thus placing the vector in PC and forcing a branch to the service routine. If the  $\overline{C2}$  line is left unconnected. the vector address will not be forced into the PC, but will be OR'ed into the AC. The interrupt service routine would have to execute a CLA after its first IOT instruction in order to clear the AC. Note that the LSB of the vector address is determined by the complement of the COF flag and that a DMA interrupt service routine must distinguish between the two possible interrupting conditions, a word count overlfow or a field 7 wrap-around error. The programmer may read the DMA status register with an RFSR instruction and also test the WOF flag with a skip instruction, SKOF. The COF flag may also be tested with the CLSK skip instruction. The flag may be read (and cleared) with the CLSA instruction. The skip instructions cause the  $\overline{SKP/INT}$  line to go low during IOTA  $\land$  XTC time if the flag being tested is set. At all other times, the  $\overline{SKP/INT}$  line carries interrupt requests as modified by the HD-6102 interrupt inhibit logic. The flags must always be explicitly cleared by the interrupt service routine.

The DMA transfer rate depends on the program. The minimum rate would be obtained if the processor was executing an autoindexed DCA or an indirect JMS (even if non-autoindexed, DMA is suppressed during indirect phase of JMS). Continuously executing these instructions would cause DMA transfers to occur only every third memory cycle (IFETCH). The maximum rate could be obtained by executing a "JMP." loop (JMP to itself); data would be transferred on every cycle and the interrupt routine entered when word count overflows could bump the return address out of the loop.

In dynamic memory systems it should be noted that the MEMSEL\* signal narrows when the mode changes from write to refresh (burst mode). RESET signals may need to be limited in duration to prevent loss of memory data in dynamic memory systems.

The accuracy of the clock counter in the programmable real time clock section of the HD-6102 is as follows:

- CASE 1 Counter running; CC loaded from AC via CB using instruction CLAB (IOT 6133) accuracy is 0 to +11 count.
- CASE 2: CC loaded from CB automatically on overflow; the accuracy of counting is then only dependent on accuracy of oscillator.

HD-6102 users who do not need all the capabilities of the device may improve systems performance by not using some of the features. To do this properly, certain pins on the device will become unused. The following table summarizes what may be done with certain pins when using only part of the HD-6102 functions. All unlisted pins must be used when implementing any of the three basic features.

PIN NUMBER	PIN NAME	RTC ONLY	SDMA ONLY	EMC ONLY	EMC & DYNAMIC REFRESH
2	DMAEN	GND	USED	GND	GND
3	DMAGNT	USED	USED	USED	USED
6	MEMSEL.*	N/C	USED	N/C	USED
8	ŪΡ̈́	N/C	USED	N/C	N/C
11	LXMAR*	N/C	USED	N/C	USED
12	XTC*	N/C	USED	N/C	USED
15	SKP/INTX	vcc	VCC	USED	USED
29	OSCIN	USED	GND	GND	GND
31	OSC OUT	USED	N/C	N/C	N/C
34	C2	USED	USED	N/C	N/C
36	EMA0	N/C	N/C	USED	USED
37	EMA1	N/C	N/C	USED	USED
38	EMA2	N/C	N/C	USED	USED
40	PROUT	USED	USED	N/C	N/C

# Summary of HD-6102 Instructions

		I/O CONTROL LINES		ES		
MNEMONIC	OCTAL CODE	SKP	C0	C1	C2	OPERATION
GTF	6004	1	0	0	1	(1) Get Flags
IOF	6002	1	1	0	0	(2) Interrupt Off
RTF	6005	1	1	1	1	(3) Restore Flags
CAF	6007	1	1	1	1	(4) Clear All Flags
CDF	62N1	1	1	1	1	Change Data Field
CIF	62N2	1	1	1	1	Change Instruction Field
CDF CIF	62N3	1	1	1	1	Combination of CDF & CIF
RDF	6214	1	1	l o	1	Read Data Field
RIF	6224	1	1	0	1	Read Instruction Field
RIB	6234	1 1	1	0	1	Read Interrupt Buffer
RMF	6244	1	1	1	1	Restore Memory Field
LIF	6254	1	1	1	1	Load Instruction Field
CLZE	6130	1	1	1	1	Clear Clock Enable Register per AC
CLSK	6131	0	1	1	1	Skip on Clock Overflow Interrupt
CLOE	6132	1	1	1	1	Set Clock Enable Register per AC
CLAB	6133	1	1	1	1	AC to Clock Buffer
CLEN	6134	1	0	0	1 1	Load Clock Enable Register into AC
CLSA	6135	1	0	0	1	Clock Status to AC
CLBA	6136	1	0	0	1	Clock Buffer to AC
CLCA	6137	1	0	0	1	Clock Counter to AC
LCAR	6205	1	0	1	1	Load Current Address Register
RCAR	6215	1	0	0	1	Read Current Address Register
LWCR	6225	1	0	1	1	Load Word Count Register
LEAR	62N6	1	1	1	1	Load Extended Current Address Register
REAR	6235	1	1	0	1	Read Extended Current Address Register
LFSR	6245	1	0	1	1	Load DMA Flags and Status Register
RESR	6255	1	1	0	1	Read DMA Flags and Status Register
SKOF	6265	0	1	1	1	Skip on Word Count Overflow
WRVR	6275	1	0	1	1	Write Vector Register

#### NOTES:

- The internal flags of the HM-6100 are defined as follows: LINK → AC(0); INTREQ → AC(2); and INTERRUPT ENABLE FF → AC(4)
- (2) The IOF instruction is used in conjunction with the vector interrupt operation. (See System Considerations.)
- (3) When RTF is executed, the LINK is restored from AC(0) and the interrupt System is enabled after the next sequential instruction is executed. The Interrupt Inhibit FF is set preventing interrupts until the next JMP, JMS, or LIF instruction is executed.
- (4) A hardware RESET clears F7E, WOF, IIFF, and COF. The IF and DF are cleared to 08. The DMA status register, the Clock Enable register, and the Counter/Buffer are cleared.

# Summary of HD-6102 Bit Assignments

	DX0	DX1	DX2	DX3	DX4	DX5	DX6	DX7	8XG	рх9	DX10	DX11
Current Address	CAO	CA1	CA2	CS3	CA4	CA5	CA6	CA7	CA8	CA9	CA10	CA11
Extended Current Address							ECA0	ECA1	ECA2	1		
Word Count	WC0	WC1	WC2	WC3	WC4	4 WC5	WC6	WC7	WC8	WC9	WC10	WC11
DMA Status (1)						\$R5	SR6	SR7	SR8	SR9	SR10	SR11
Interrupt Vector (2)	VR0	VR1	VR2	VR3	VR4	VR5	VR6	VR7	VR8	VR9	VR10	VR11
RIF Instruction (3)							IF0	IF1	IF2			
RTF, CIF Instruction							IB0	1B1	IB2			
GTF, RIB Instruction				HFF(4)			SF0	SF1	SF2	SF3	SF4	SF5
CDF, RDF Instruction			T				DF0	DF1	DF2			
RTF Instruction			1				<u> </u>			DF0	DF1	DF2
Clock Enable (5)	EN0		EN2	EN3	EN4	EN5		EN7				
Clock Buffer	CB0	CB1	C82	CB3	CB4	CB5	CB6	CB7	C88	СВ9	CB10	CB11
Clock Overflow (6)	COF											

(1)	DMA STA SR5	Set if Field 7 wraparound carry error)  – F7E; cleared by CAF, RFSR (at	EN3,4,5		t interval between pulses. Cleared to by $\overline{\text{RESET}}$ (counter disabled), CAF elow.
	SR6	Set if DMA Word Counter Overflow  - WOF; Cleared by CAF, LWCR,  RESET.	EN7		its clock prescaler when set. Cleared ESET, CAF.
	SR7	Mode Bit 7 ;cleared by RESET (RE-FRESH MODE).  Mode Bit 8 See below.	) COF	CAF,	C Overflow status bit; cleared by RESET and CLSA; complement des LSB of interrupt vector.
	SR8	Mode Bit 8 ) See below.			
	SR9	Carry enable from CA0-11 to ECA2 if set — CE.	SR7,8	00	Refresh mode; WC is frozen, no $\overline{\text{UP}}$ , DMAEN don't care.
	SR10	DMA Write if set.		01	Normal mode; DMAEN (H) freezes WC, CA and no UP if WC has not overflowed; stop if WC overflows.
	SR11	Enable F7E or WOF interrupt if set + IE.		10	Burst mode; DMAEN (H) freezes WC, CA and no UP if WC has not over-
(2)	VR0-10	Loaded from AC. VR11 is equivalent to COF.			flowed; reverts to refresh mode if WC overflows.
				11	Stops SDMA
(3)	IF	Instruction Field; cleared to 08 by RESET	ENO 4 E		2001
		and INTGNT.	EN3,4,5	000	2MHz cłock STOP
141	IIFF	Interrupt Inhibit Flip Flop; set whenever		001	STOP
(4)	HEF	IB ≠ IF; (CIF, CDF/CIF, RMF, RTF)		010	20ms interval
		cleared by RESET and IB IF transfer.		011	2ms interval
				100	200 μs interval
(5)	ENO	Enable Clock Overflow (COF) interrupt;		101	20 μs interval
		cleared (interrupt disable) by RESET, CAF.		110	2 μs interval
				111	STOP
	EN2	When set causes clock buffer to be trans- ferred to clock counter on COF. Counter runs at selected rate; COF remains set	NOTES:		its SR7 and 8 do not change when the MA controller stops or reverts to re-

until cleared with CLSA. When cleared to

0, counter runs at selected rate, overflow occurs every  $2^{12}$  counts and COF remains

set. EN2 is cleared by RESET, CAF.

fresh mode as a result of WC overflow.

when the most significant bit of a count-


2. The "overflow" status is defined as set

er makes a "1" to "0" transition.

# HD-6102 Functional Pin Description

PIN	SYMBOL	INPUT/ OUTPUT	DESCRIPTION
1	VCC		Supply voltage
2	DMAEN	ı	Enable the HM-6102 DMA channel to transfer data
3	DMAGNT	1	Direct memory access grant from CPU
4	MEMSEL	ı	Memory select for read or write from CPU
5	IFETCH	1	CPU flag indicating instruction fetch cycle
6	MEMSEL*	0	Memory select generated by the HM-6102
7	RESET	ı	Asynchronous reset will clear Instruction Field to 08, disable all interrupts, initialize DMA port to READ/REFRESH, initialize timer to "stop", "divide by 212 mode" and "enable divide counters"
8 9	UP XTA	0	User pulse (read or write) CPU external minor cycle timing signal

PIN	SYMBOL	INPUT/ OUTPUT	DESCRIPTION
10	LXMAR	1	A falling edge of LXMAR pulse from CPU will load external mem- ory address register
11	LXMAR*	o	LXMAR generated by the HM-6102
12	XTC*	Ō	XTC generated by the HM-6102
13	XTC	I	CPU external minor cycle timing signal.
14	CLOCK	l	Oscillator OUT pulses from CPU for timing the HM-6102 DMA transfers
15	SKP/INTX	1	Multiplexed SKP/INT line from lower priority devices
16	DX0	1/0	Most significant bit of the 12-bit multiplexed address and data I/O bus
17	DX1	1/0	See pin 16-DX0
18	DX2	1/0	See pin 16-DX0
19	DX3	1/0	See pin 16-DX0
20	DX4	1/0	See pin 16-DX0



	PIN	SYMBOL	INPUT/ OUTPUT	DESCRIPTION
	21	DX5	1/0	See pin 16-DX0
ı	22	DX6	1/0	See pin 16-DX0
- 1	23	DX7	1/0	See pin 16-DX0
ı	24	DX8	1/0	See pin 16-DX0
	25	DX9	1/0	See pin 16-DX0
	26	GND	1/0	Power supply
	27	DX10	1/0	See pin 16-DX0
	28	DX11	1/0	See pin 16-DX0
	29	OSCIN	1	Crystal input for timer oscillator
	30	DEVSEL	1	Device select for read or write from CPU
	31	OSC OUT	0	See pin 29

PIN	SYMBOL	INPUT/ OUTPUT	DESCRIPTION
32	<u>c</u> o	0	Control lines to CPU determining type of peripheral data transfer
33	<u>C1</u> C2	0	See pin 32-C0
34	C2	0	See pin 32-CO
35	SKP/INT	0	Multiplexed SKP/INT input to
Ì			the CPU
36	EMAO	0	Extended memory address field
ļ	1		(most significant bit)
37	EMA1	0	Extended memory address field
38	EMA2	0	Extended memory address field
39	INTGNT	1	CPU interrupt grant
40	POUT	0	Priority out for vectored interrupt
1			
1	I	1	

NOTE: All DX lines are bi-directional with three-state outputs: Pins 4, 8, 11, 12, 35, 40 have active pullups; pins 32, 33, 34 have open drain outputs; pin 15 has a resistive input pullup; all inputs and outputs protected with resistors and clamp diodes.